vhdl - Is the (concurrent) signal assignment within a process statement sequential or concurrent? -
from understand, statements inside process executed sequentially. happens concurrent signal assignment(<=)? work same way sequential assignment (:=) or execute after delta delay?
if executes after delta delay, how can statements inside process called sequential?
if executes immediately, there difference between := , <= in process?
the signal assignment (<=) performed after sequential code in processes done executing. when active processes timestep done.
as example why is:
suppose have event triggers 2 processes. these 2 processes use same signal, 1 of them changes value of signal. simulator able perform 1 process @ time due sequential simulation model (not confuse concurrent model of vhdl). if process simulated first , changes signal, b have wrong signal value. therefore signal can changed after triggered processes done.
the variable assignment (:=) executes immidiatly , can used e.g. temporarely store data inside process.
Comments
Post a Comment